In this work we present an approach for SAT-based combinational 
Introduction
When verifying a circuit, i.e. checking the equivalence of some specification and a corresponding implementation, one has to prove that some primary output of the specification is functionally equivalent to the corresponding primary output of the implementation. BDDs and SAT have become core technologies to tackle this problem. In this work our focus is on SAT based methods.
In this paper a new approach is presented that partitions the set of primary outputs of a circuit into several groups, and then checks equivalence by checking equivalence of each of the groups using a SAT engine. Although the applied partitioning heuristics are already known, for the first time we will give a formal analysis of their behaviour. Our proposed partitioning-based verification method achieves speedups of 276% on the average compared to traditional techniques.
The paper is structured as follows. After reviewing related work in Section 2, in Section 3 preliminaries are given. Then, in Section 4 we will motivate the ideas presented in this work. In Section 5 we present output-partitioning methods and a formal analysis of them, and an equivalence checking algorithm using output-partitioning and SAT. Section 6 presents experimental results. Finally, in Section 7 the paper is concluded.
Related work
To verify combinational circuits, typically a miter is build [4] . Often this is done using two approaches:
1. Single-Output Grouping (SOG) [1, 19, 12, 21] : Each pair of corresponding primary outputs is verified separately.
2. All-Outputs Grouping (AOG) [15, 16, 13, 21] : A miter is build for all primary output pairs altogether.
Clearly, not all verification methodologies fit directly into this scheme, e.g. [4, 2, 6] , although they rather belong to the AOG approach than to the SOG approach. They aim to solve easy-to-verify primary outputs first, but it is also possible that they get caught in areas belonging to hard-toverify primary outputs.
Partitioning the set of primary outputs can be seen as a classical graph partitioning problem which in turn could be addressed by efficient algorithms like e.g. METIS [11] . But algorithms for the graph partitioning problem differ from the output-partitioning heuristics applied in this paper in that they compute k equally sized parts (k-way partitioning) whereby the factor k is determined by the user. Our applied heuristics instead generate partitionings where k is determined on-the-fly and also the parts are in general not equally sized.
Preliminaries
This paper is concerned with equivalence checking of combinational circuits (or the combinational core of sequential circuits). A combinational circuit C represents a boolean function f C : B n → B m , i.e. C has n primary inputs and m primary outputs. Checking the equivalence of two boolean functions f S and f I that are given as combinational circuits C S and C I , respectively, is a common task during chip design [10] . A popular method for equivalence checking is to build a so-called miter [4] where the primary outputs of C S and C I are structurally combined using an XOR-gate. Now a satisfiability engine can be applied to prove satisfiability (resp. unsatisfiability). This can be e.g. an ATPGtool that tests the miter output for a stuck-at-0 fault [3, 14] , or a SAT-solver that works on a CNF derived from the miter circuit [17, 16] .
Single-Output vs. All-Outputs Grouping
The motivation for our work which is described in detail in Section 5 is based upon a discussion about the pros and cons of the SOG approach versus the AOG approach.
SOG:
The most important advantage of the SOG approach is that it can result in partial verification results. Let's have a look at the verification methodology used in [16] where the AOG approach is used. In [16] a CNF formula is generated that is unsatisfiable iff the implementation meets its specification. But what if the underlying SAT solver is not able to solve the SAT instance because of resource constraints such as time or memory limit? Then we do not know anything about the equivalence status of the individual primary outputs. In contrast, the verification methods used in [1, 19, 12] are able to prove equivalence of primary output pairs separately although there may exist primary outputs where the applied method fails. Then at least the solved primary outputs can be discarded from consecutive verification steps. AOG: Since all primary outputs are handled at once this approach directly forces the applied verification method to reuse computations on components that are shared among the primary outputs. Therefore some computations on such a shared component must often be done only once compared to the application of SOG where the computation must be done for each primary output separately (e.g. the verification method used in [1] ).
In the following we will describe our approach that enables both partial verification and exploitation of computations made on shared components. The fundamental component of our approach are heuristics for partitioning the set of primary outputs.
Output-Partitioning
In [8] two heuristics were presented for partitioning the set of primary outputs of a combinational circuit based on structural information. These partitioning heuristics were proved useful in the construction of Word-Level Decision Diagrams [7] which are an extension of the popular Binary Decision Diagram [5] . In this work we will use these partitioning heuristics for generating multiple verification tasks when verifying combinational circuits. In the following we will review the heuristics from [8] and will provide a formal analysis of their behaviour.
Grouping heuristics WOG and BOG
The heuristics rely on interdependencies between primary outputs wrt. the number of primary inputs that they share. These interdependencies are captured in the OutputCorrespondence-Matrix (OCM). For a circuit C representing the function f C : B n → B m with n primary inputs and m primary outputs, OCM(C) is a (m × m)-matrix where
whereby supp(k) denotes the set of primary inputs on which the kth output of function f C depends. Note that supp(k) can be computed by a structural analysis of C. Both heuristics from [8] use OCM(C) to compute a disjoint partitioning of the set of primary outputs which we will call a permissible grouping of C. 
Definition 1 (Permissible Grouping
)1. Let PO * = S #PO i=1 (PO(C)) i . Then, G(C) := (g 1 ,... ,g t ) where ∀i, 1 ≤ i ≤ t, g i ∈ PO * , i.
e. G(C) is a ordered set of ordered subsets of PO(C). 2. t ≤ m, i.e. there are not more elements in the grouping
than the number of primary outputs of C.
It holds:
e. all primary outputs are covered by the grouping.
the group elements are pairwise disjoint. (Please note that '∩' is the standard set operation and does not take the ordering into account. This is done throughout the paper with every standard set operator as long as the ordering is not of interest.)
The heuristics are greedy in the sense that a group element g i is initialized by selecting the primary output k which has the largest support which is called the leader of g i . Then, as long as primary outputs are not assigned to a group, these outputs are analysed (in decreasing order wrt. the size of their supports) to check whether they share all primary inputs with the leader of g i , or with all other elements already included in the group element g i , respectively. If no output exists that satisfy the sharing constraints, the group element g i is closed and a new group element g (i+1) is established.
Hence, we briefly characterize these two heuristics as follows.
Definition 2 (Word-Oriented Grouping (WOG)) Include a primary output k into the group element g i , if its support supp(k) is a subset of the support of the leader of g i .

Definition 3 (Bit-Oriented Grouping (BOG)) Include a primary output k into the group element g i , if its support supp(k) is a subset of the support of each element q ∈ g i .
Note that the criteria of WOG and BOG can be easily checked using the OCM (see [9] for details). 
Example 1 Given a circuit C having 5 primary inputs
Assume an ordering of the primary outputs according to the size of their supports, e.g. f 1 < f 4 < f 2 < f 3 (in the implementation whenever the size of the support set is equal for two primary outputs, the ordering is determined from the circuit specification). Consequently, the OCM looks like: 
In [8] it was found that WOG tends to generate smaller groupings than BOG, i.e. WOG puts more primary outputs into the group elements whereas BOG tends to produce larger groupings. That is the reason why WOG is called word-oriented, and BOG is called bit-oriented.
As can be seen from the example, from a structural point of view, WOG and BOG generate different groupings. At first glance, the grouping generated by BOG seems to be a refinement of the grouping generated by WOG. But as the example shows this is not the case, since for the second group of WOG, namely ( f 4 ), it is not possible to extract a subset of the grouping of BOG such that the union of the elements of this subset is equal to ( f 4 ).
Taxonomy of grouping heuristics
In the following we will for the first time derive a taxonomy of the grouping heuristics analyzed in this paper which is based on the fact that WOG always does generate groupings with less equal elements than the groupings generated by BOG which is stated in the following lemma.
Lemma 1 Let WOG(C) and BOG(C) be the groupings generated by WOG and BOG, respectively, for a circuit C. And let #W (#B) be the number of group elements of WOG(C) (BOG(C)). It holds:
#B ≥ #W.
(Due to page limitation for the proof we refer to [9] ). The two approaches AOG and SOG can now be redefined as some special grouping heuristics. The SOG approach corresponds to a grouping heuristic where each primary output is put into a group element of its own. On the other hand, the AOG approach mimics a grouping heuristic where all primary outputs are put into one single group element. Therefore we now have a spectrum of four different grouping heuristics with AOG and SOG as the "extreme" cases, and WOG and BOG are positioned in between. To capture this taxonomy formally we introduce the granularity of a grouping heuristic.
Definition 4 (Granularity) The granularity of a grouping heuristic X wrt. a (combinational) circuit C is the ratio between the number of group elements computed by X and the total number of primary outputs of C. Note that for sequential circuits flip-flop inputs will become primary outputs since we only consider the combinational part of the circuit. More precisely, the granularity G(X,C) is defined as
where #X denotes the number of groups computed by a grouping heuristic X.
For SOG it holds G(SOG,C) = 1, and for AOG it holds G(AOG,C) = 1/(#PO(C) + #FF(C))
. Based on this definition and using Lemma 1 we can now formally give a taxonomy wrt. the grouping heuristics analyzed in this paper (see [9] ).
Lemma 2 (Taxonomy of grouping heuristics) For the groupings heuristics AOG, SOG, WOG and BOG and for some circuit C the following holds: G(SOG,C) ≥ G(BOG,C) ≥ G(WOG,C) ≥ G(AOG,C).
Partitioning-based equivalence checking
We now propose a partitioning-based equivalence checking procedure. In Algorithm 1 pseudocode is given. After a permissible grouping is computed (cf. line 4), for each element in the grouping a miter is constructed wrt. the primary outputs of this element. Then, the satisfiability of the miter is checked. At this stage of the algorithm we are free to select any admissible satisfiability engine whereby we have applied zChaff [18] . If the miter is satisfiable, i.e. there exists an assignment to the primary inputs such that a boolean '1' is computed at the miter output, we know that the circuits under verification are not equivalent. If for all group elements the corresponding miter is unsatisfiable, then both circuits are equivalent. When for some group elements the satisfiability engine fails to prove satisfiability (resp. unsatisfiability) because of resource constraints, these primary outputs can be passed in a consecutive step to more sophisticated verification methods. 
res ←CHECK-SATISFIABILITY(C M ) 8: if res = SATISFIABLE then 9: return C S and C I differ on some output from g m 10:
end if 11: if res = UNRESOLVED then 12: unresolved ←unresolved ∪ g m
13:
else 14: solved ←solved ∪ g m 15: end if 16 : end for 17: return solved are equivalent, unresolved could not be proved
In the following section we will report on experimental results for the grouping heuristics WOG and BOG and their impact on SAT-based equivalence checking.
Experimental Results
At first we will have a look on partitioning the primary outputs according to WOG and BOG. Then we present experiments on verifying the ISCAS85 and LGSynth91 benchmarks against their synthesized versions [20] using Algorithm 1.
Partitioning using WOG or BOG
In Table 5 .3 results are presented for partitioning the number of primary outputs according to WOG and BOG. Column 1 denotes the analyzed benchmark. In column 2, 3 and 4 the number of primary inputs, primary outputs and flip-flops are given, respectively. The number of groups computed by WOG and BOG are given in column 5 and 6. Finally, column 7 and 8 denote the granularity of WOG and BOG. The upper part relates to benchmarks from the ISCAS85 suite and the lower part to benchmarks from the LGSynth91 suite.
Especially for the sequential benchmarks from LGSynth91 it can be seen that WOG and BOG really behave different compared to AOG and SOG.
We experienced that in general about 60% -90% percent of the group elements consist only of one element. These are the parts which are in common with SOG. But it is interesting to see that the granularity relation between WOG and BOG does not transfer to the number of group elements of size 1, e.g. for C5315 WOG results in 71.1% but BOG results only in 49.3%. Despite the taxonomy given in Lemma 2 often WOG is closer to SOG than BOG wrt. the group elements of size 1. A possible explanation for this behaviour is the fact that the WOG criterion is more relaxed and thus WOG is more greedy wrt. incorporating primary outputs into a group element. Particularly in the beginning the group elements are larger compared to BOG, incorporating primary outputs that will -contrary to expectationsappear in small group elements in the grouping generated by BOG. E.g. see again Example 1 where WOG generates one group element of size 1, namely ( f 4 ), but BOG does not generate any. For further details we kindly refer to [9] .
Equivalence checking of ISCAS85 and
LGSynth91 benchmarks
We have conducted experiments for checking the efficiency of Algorithm 1. As underlying SAT engine we used zChaff [18] . To get a meaningful set of benchmarks we have synthesized the original benchmarks from ISCAS85 and the combinational parts of the LGSynth91 benchmarks using SIS [20] using different scripts: red-removal, nand-nor-genlib, script-rugged, and msu-genlib. Afterwards, we verified these synthesized versions against the original circuit. Table 2 gives the CPU runtimes. The experiments for the ISCAS85 C-benchmarks were performed on an AMD Athlon XP1700+. The remaining benchmarks were analyzed using an Intel Xeon 2GHz machine. Both machines were restricted to 1000sec time limit and 512MB memory limit for each instance. The runtimes for AOG (SOG,WOG,BOG) can be retained from column 3 (4, 5, 6) . The last row gives the total time for each of the analyzed grouping heuristics. Clearly, our approach, using WOG and BOG, outperforms AOG and SOG significantly. The total runtimes of WOG compared to AOG result in a speedup of 276% on the average. In addition, BOG compared to SOG even achieves a speedup of 75% on the average! On individual instances a speedup by a factor of about 21 is achieved (see s38417 when BOG is compared to AOG). Indeed, there are benchmarks were our approach does not that well (e.g. C5315), but in general WOG and BOG are near the minimum of AOG and SOG, and sometimes even substantially better (see s38417 and s38584.1).
Conclusions
In this paper we evaluated a new approach for SAT-based combinational circuit verification using partitioning of the set of primary outputs. Moreover, for the first time we formally analyzed the applied output-partitioning heuristics. Using our proposed method we achieved speedups from 75% up to 276% on the average compared to traditional approaches. Future work is focused on extending the exploitation of structural information, e.g. by using semi-canonical data structures for boolean function representation.
